

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/660,561	09/12/2003	Jeong-Wook Lee	030681-572	5312
21839	7590 11/15/2005		EXAM	INER
	N INGERSOLL PC	MULPURI, SAVITRI		
POST OFFICE	G BURNS, DOANE, SWEC! E BOX 1404	KER & WATHIS)	ART UNIT	PAPER NUMBER
	IA, VA 22313-1404	•	2812	
			DATE MAILED: 11/15/2005	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/660,561	LEE ET AL.			
		Examiner	Art Unit			
		Savitri Mulpuri	2812			
Period fo	The MAILING DATE of this communication or Reply	appears on the cover sheet w	ith the correspondence address			
THE - External after - If the control of the contro	ORTENED STATUTORY PERIOD FOR REMAILING DATE OF THIS COMMUNICATIOnsions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication experiod for reply specified above is less than thirty (30) days, and period for reply is specified above, the maximum statutory per reto reply within the set or extended period for reply will, by streply received by the Office later than three months after the med patent term adjustment. See 37 CFR 1.704(b).	N. R 1.136(a). In no event, however, may a n. a reply within the statutory minimum of thi eriod will apply and will expire SIX (6) MO tatute, cause the application to become A	reply be timely filed rty (30) days will be considered timely. NTHS from the mailing date of this communicatio. BANDONED (35 U.S.C. § 133).	en.		
Status						
1)⊠	Responsive to communication(s) filed on 0	<u> 14 November 2005</u> .				
2a)⊠	This action is FINAL . 2b)⊠ 1	This action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
5)□ 6)⊠ 7)□	Claim(s) 1-16 is/are pending in the applica 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 1-16 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are	drawn from consideration.				
Applicat	ion Papers					
10)	The specification is objected to by the Examination The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the co. The oath or declaration is objected to by the	accepted or b) objected to the drawing(s) be held in abeya rrection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121((d).		
Priority (under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Buse the attached detailed Office action for a	nents have been received. nents have been received in a priority documents have been reau (PCT Rule 17.2(a)).	Application No n received in this National Stage			
Attachmen	it(s)					
. —	ce of References Cited (PTO-892)	, 	Summary (PTO-413)			
3) Infor	ce of Draftsperson's Patent Drawing Review (PTO-948 mation Disclosure Statement(s) (PTO-1449 or PTO/SE er No(s)/Mail Date	es 1 Nava - e	(s)/Mail Date Informal Patent Application (PTO-152)			

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 11/04/2005 has been entered.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over
Zhang et al (2003/0010971 A) In combination with Tsakalakos et al (US 20040077156)

Zhang et al teaches a method of manufacturing a device by the following process steps:

Sequentially stacking a first semiconductor layer "82", a mask layer "96" and a metal layer "84" on a substrate (see fig. 5B);

anodizing the metal layer to transform metal layer into a metal oxide layer "86" including a plurality of nanoholes" 88" (see fig.5C)

etching the mask layer using the metal oxide layer as an etch mask until the nanoholes "98" are extended to the surface of the first semiconductor layer (see fig.5D);

removing the metal oxide layer by etching; and depositing a second semiconductor layer "90a,90b,92 within the nanoholes and on the mask "96" (see fig. 5D- 5F and para. 0041). Zhang et al indirectly teach filling the quantum dots "90 a, 90 b" to either completely or partially fill the nanoholes by disclosing, in some embodiments, quantum dots 90 a, 90 b are grown to completely fill nanoholes (see para0041). When quantum dots are partially filled in the nanoholes semiconductor layer "92" is grown in the nanoholes and on the top of the mask "96, which supports amended limitation in step "f"

In re. to cl. 2, the diameter of the naonoholes is 10 to 100 nm (para. 0038, lines 1-8).

In re. to cl. 3, Zhang et al the area of the holes are inherently less than 50 percent of the whole area by showing metal oxide "86" wider than nanoholes "88" (see the fig. 5 C)

In re cl. 4 mask thicknesses must inherently same as claimed thickness., because both Zhang et al and instant invention has same goal of forming nanoholes with same diameter.

In re. to cl.5, Zhang et al uses a substrate made of GaAs and semiconductor layer made of AlGaAs and both GaAs and AlGaAs have different lattice constants.

In re. to cl. 6 the substrate is GaAs(see fig.5A)

Application/Control Number: 10/660,561

Art Unit: 2812

In re. to cl.9, cl. 11 the mask is dielectric layer of silicon oxide "96"

In re. to cl. 12-14 Zhang further use refractory metal such titanium along with aluminum as metal layer, wherein titanium along with aluminum for good adhesion(see page 4, para. 0029).

In re. to cl. 15 etching is ion etching, which is dry etching (see para 0028, last 6 lines).

In re cl. 16 electrical charge storing material material of semiconductor "90a, 90b) is deposited in nanoholes.

With respect to claims 7 and 8, Zhang et al do not teach growing GaN based compound semiconductor layer in the nanoholes. With respect to claim 9, 10, Zhang et al do not teach polycrystalline semiconductor layer is polysilicon or polycrystalline silicon.

Tsakalakos et al teaches growing GaN based compound semiconductor layer in the nanoholes. Tsakalakos et al also teaches forming nanoholes in the mask of dielectric material "302" (see fig. 4) or mask formed from first semiconductor layer of GaN based material "102" called as defective buffer layer (see fig. 5). Growing a second GaN layer in the mask formed from first semiconductor of GaN layer"102", wherein the second GaN layer is grown until the GaN defective buffer mask is fully covered.

It would have been obvious to one of ordinary skill in the art to grow GaN based semiconductor materials in the invention of Zhang et al because compared to GaAs, GaN has large band gap material and so can withstand high temperature and withstand high voltages during performance, it has higher peak carrier velocity, versatile for making several types of devices and good for high frequency operations. It also would have been obvious to use semiconductor material as a mask in the invention of Zhang et al because Tsakalakos et al teaches using either dielectric material or GaN material as a recognized equivalent materials to use as nanohole masks to grow nanohole GaN materials within and above the nanohole mask.

Response to Arguments

Applicant's arguments filed on 11/4/2005 have been fully considered but they are not persuasive. Applicant argues that Zhang et al teaches vertical stack of quantum dots "90,90b" comprises vertical nano-scale electronic device, where as present invention is directed to a method of manufacturing a semiconductor device wherein the semiconductor layer is present in the mask layer until the mask layer is covered by the second semiconductor layer. However, such limitation is met by the semiconductor layer "92", along with quantum dots, which is grown in the nanoholes and on the top of the mask ""96".

Applicant argues that Tsakalakos et al teaches growing GaN based semiconductor layer in nanoholes and there would be no motivation to completely abandon the purpose of the Zhang et al of producing a vertical nanoscale electronic Application/Control Number: 10/660,561

Art Unit: 2812

device with GaN. However, Applicant must realize that the invention of Tsakalakos et al is to teach optoelectronic semiconductor device including quantum well laser devices with in the nanoholes of oxide or GaN (see para 0051), which is same field of endeavor as disclosed in zhang et al.

Tsakalakos et al is relied on only to the teaching of growing compound semiconductor layer such as GaN in the order of nanoscale range with in the mask of GaN until the mask is covered by the semiconductor material.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Savitri Mulpuri whose telephone number is 571-272-1677. The examiner can normally be reached on Mon-Fri from 8 a.m to 4.30 p.m.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt, can be reached on 571-272-1783. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Art Unit: 2812

Savitri Mulpuri
Primary Examiner
Art Unit 2812